Uncategories ST Talking About 32nm CIS Process

ST Talking About 32nm CIS Process

Unknown

EETimes: In the report about changing Crolles facility charter, ST CEO Carlo Bozotti mentioned image sensors as 32nm process extention to be developed in Crolles.

I wonder what pixel size ST gets in that process? 0.6um with full well of 1000e-?

Share this

Subscribe to: Post Comments (Atom)